Abstract-In this paper a novel CMOS temperature and supply voltage independent current reference has been proposed. This design is based on subtraction of two scaled version PTAT (proportional to temperature) currents to get temperature independent current reference. Implemented in 45nm CMOS technology and simulated with Spectre. Simulation results shows that the proposed current reference achieves temperature coefficient of 22ppm/ 0 C against temperature variation of -40 0 C -120 0 C and line sensitivity of 337ppm/V against supply variation of 0.6-1.8V, while consuming 135uW from 1.8V supply and occupying 5184um2
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I. INTRODUCTION
The Current Reference circuit is an essential building block in all modern digital and analog circuits. It provides an accurate and temperature independent current as a reference. The wish list of any reference circuit is it's current should be independent of temperature, voltage and low stand by power, low noise and lower cost. The most common solution is based on the sum of PTAT (proportional to Temperature) and CTAT (Complementary to Absolute Temperature) to cancel the temperature variation which can be implemented in a standard CMOS technology by exploiting parasitic vertical bipolar junction transistors (BJTs) [1] [2] . Unfortunately, BJT-based references usually occupy more die area compared to other solutions with the same power consumption, thus the cost of the chip increases. Often BJT models off by significant percentage and current gain (β) of a vertical BJT is very less and sometimes even lesser than 1. Therefore, it is generally preferred to have the MOSFET-only current referenceif it can provide comparable performance to bandgap reference [3] . But this work relays on subthreshold biasing of the main transistors, which has significant temperature and process dependent and often subthreshold transistors model could off large percentage. The current reference proposed in [4] uses temperature dependency of MOS threshold voltage, but this shows significant process variation which leads to calibration circuitry for accuracy.Other types of current references [5] [6] compensate the temperature dependence of the carrier mobility to further improve the temperature performanceUnfortunately, these references are seriously influenced by threshold voltage variation caused by process,trimming must beimplemented when high performance is needed. A low power current reference proposed in [7] , but this needs multiple Threshold transistors, which leads to extra mask cost. None of the above-described work covers all the key properties of a reference,the current reference proposed here based only on MOS transistors.
II. PROPOSED CIRCUIT PRINCIPLE The main principle behind the proposed reference follows. By subtracting two PTAT nature references with different slops we can get zero temperature coefficient. Let's say first PTAT reference has α temp coefficient and 2 nd PTAT reference has β temp coefficient, then by subtracting β times first reference current from αtimes the second reference will give perfect temperature compensation. Since this technique relies on subtraction, any process variation which are common to both PTAT's will cancel, hence very stable reference.
III. PTAT DESIGN
Out of available PTAT current generators a CMOS beta multiplier [9] chosen as shown in fig. 1 because it is self-bias one and doesn't require any BJT. MOSFETs P2, P1 are used to force the current through each leg of the circuit. The size of MOSFET N1 is made larger than N2 (it's trans conductance also larger due to same current and larger size) so that the difference in the gate to source voltage of N1 and N2 dropped across Rs.
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From equation (3), we can conclude as long as K greater than 1, the reference loop will be stable. In the present design, it has been chosen as 4.By applying KVL around N1,N2,Rs loop 2 = 1 + and by substituting square law of MOSFET current
By solving equation (4) we can deduce Current through N1 as follows.
From the equation (5), it is clearly evident that current is having PTAT nature because mobility is inversely proportional to temperature. Intuitively voltage across resister Rs is the difference of two nmos which is again Ptat hence current also Ptat. More importantly, Slope of the current versus Temperature characteristics is depends on Resister Rs. So by using different values of resister we could get different slopes. To get the temperature independent current, PTAT's with different values of K (ratio of both NMOS sizes) can be used. Since it is self-biased reference, to force the circuit into non-zero current more a startup circuit consists of Rb,N3,P3, Inverters. Whenever there is no current, transistor N3 pull some current from node x such that circuit will move towards it's desired operating point.The Self bias loop has been compensated by creating a dominate pole with 0.5pF capacitor from supply to opamp The opamp used in the PTAT reference should have sufficient gain as well as less offset. The major problem with offset is it will vary with the temperature which interns disturbs the PTAT nature. Often chopper stabilization is the preferred choice for zero offset amplifier, but this technique requires a low-frequency clock and a large RC filter to filter the clock feedthrough in the reference current. To have minimal offset and without using external component a self-bias principle based opamp has been used as shown in Fig. 2 . Transistors M 21 -M 25 form a differential pair with a current source load. Global feedback sets Vn, which is the voltage from opamp output to ground and is used to control the drain current in M26. This current is feedback through M27 and M25 to selfbias the input differential pair. Transistor M28 is replica of M22 and level shifts Vn down to equalize the drain-source voltages of M27 and M25, avoiding a systematic gain error in the self-bias loop. Though this opamp is self-bias, this doesn't require any startup circuit because PTAT circuit will kick start from zero current operating point. Making sure whether a start up a works reliably or not is always a difficult task. There hasn't been any systematic approach for startup circuit reliability in any of the previously reported work. A voltage source has been added at the opamp 
IV. CURRENT REFERENCE IMPLIMENTATION DETAILS
As outlined in the introduction, the current reference generator proposed based on subtraction of two PTAT currents with a scaling factor (6 in the present design, which varies with different technology). Fig. 5 shows complete circuit diagram except start up circuits. PTAT-2 current is flowing through MN 1 and 6 times scaled version of PTAT-1 current is flowing through MP 1 . To subtract these two currents, MP 1 , MN 1 connected in series such that difference in the current flow into any available low impedance node. A diode connected transistor MN 2 used to extract the difference current. This circuit provides attenuation again supply variation, because whenever supply voltages changes, opamp creates the same effect on PMOS transistors gate, hence up to the loop bandwidth frequency any supply noise will be rejected by the loop; this supply rejection is very important especially in the modern electronics circuit there is lot of supply noise being generated though Simultaneous switching noise by Digital gates in SOC (System on Chip) Different device currents quantified as follows. By differentiating the equation (8) with respect to temperature and equating to Zero, gives relation among N, K 1 , K2, Rs 1 , Rs 2 to minimize temperature drift.Present temperature and supply independent current reference circuit doesn't require more than two transistors in a branch, this is the reason why the circuit is working properly up to 0.6V starting from 1.8V.
V. CURRENT REFERENCE SIMULATION RESULTS
The proposed circuit is implemented in TSMC 45nm 1P9M CMOS process and carried out post layout simulations on extracted circuit.Simulation on the temperature characteristic is carried out from -40℃to 125℃ (industrial temperature range). Fig. 6 shows the change of IREF with respect to temperature. The reference current is 30uA with a fluctuation of 110nA from-40℃ to 125℃, which means a temperature coefficient (TC) of22 ppm/℃. Simulations were carried out for fast,slow,typical corner variations and total variation is 200nA, such a less variation is because of cancellation of all common variations to both PTAT generators.Like any reference generator,accuracy is very important, because this indicates how much variations the circuit display when it is mass production. A 200 Monte Carlo simulations were run on the total circuit at -40 0 C and circuit is accurate up to 0.1% mean designed reference current mean is 30uA and Sigma of 30nA. Fig.7 Shows Monte Carlo variation of the reference current. Reference generator current is with-in 1% of the designed value 30uA when itspower supply dropped up to 0.6V from 1.8V.The minimum power supply voltage is limited by the self-bias Opamp operation but not the PTAT reference core. Fig. 8 shows how current is varying when power supply swept from 0 to 1.8V. The layout of the proposed circuit is shown in Fig. 9 , and the active area is 81um*64um. Every transistor has been laid with proper care towards Mismatch. Special care has been taken for well proximity effect (WPE) and Shallow trench isolation (STI), by adding enough dummies for each device and keeping MOSFET away from NWELL. 
VI. CONCLUSION
In this paper, an improved Constant current reference generator has been proposed and implemented in 45nm CMOS and presented all relevant results. This circuit generates 30uA current with the temperature drift of 22ppm/ 0 C and working from -40 to 125 0 C. Designed for 1.8V power supply voltage, dissipates 135uW power and accurate within 0.1%.
